

PRODUCT SPECIFICATION

TFT LCD MODULE

MODEL : KWH032ST05-F02 Version: 2.0

【 ◆ 】 Preliminary Specification

【 】 Finally Specification

CUSTOMER'S APPROVAL	
SIGNATURE:	DATE:

- It signifies that you fully understand and accept all the contents of this specification if you sign and send back the first page of this specifications.

Designed by	R&D Checked by	Quality Department by	Approved by
LEO			

Prepared By :

FORMIKE ELECTRONIC CO.,LTD

Address: Flat 401, 403, 4th Floor, Block B, iPARK Building, DengLiang Rd., No.26, NanShan District, Shenzhen, 518054, China

TEL:(86) 755 88306921, 88306931 FAX:(86) 755 88304615

Http:// www.wandisplay.com

- This specification is subject to change without notice. Please contact FORMIKE or it's representative before designing your product based on this specification.

Revision record

[illegible]

Table Of Contents

List	Description	Page No.
0	Cover	1
0	Revision Record	2
0	Table Of Contents	3
1	General Description	4
2	External Dimensions	5
3	Interface Description	6
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Timing Characteristics	10
7	Backlight Characteristics	16
8	Optical Characteristics	17
9	Reliability Test Conditions And Methods	20
10	Inspection Standard	21
11	Handling Precautions	25
12	Precaution For Use	26

1. General Description

1.1 Description

KWH032ST05-F01 is a Transmissive type color active matrix liquid crystal display (LCD), which uses amorphous thin film transistor (TFT) as switching devices. This product is composed of a TFT LCD panel, driver IC, FPC and backlight unit .

The following table described the features of FORMIKE KWH032ST05-F01.


1.2 Application

Mobile phone, Multimedia products
and other electronic Products
Etc.

1.3 Features:

Features	Description	UNITS
LCD type	3.2 TFT	--
Dot arrangement	240 (RGB) × 320	dots
Driver IC	ILI9341	--
Color Depth	65K/262K	
Interface	RGB, Serial and MCU Interface	
View Direction	12 O'clock	
Module size	55.94(W) × 77.60 (H) × 3.6(T)	mm
Active area	48.60(W) × 64.80 (H)	mm
Dot pitch	0.2025 (W) × 0.2025 (H)	mm
Back Light	5 White LED In parallel	--
With/Without TSP	With TSP	
Weight(g)	TBD	

2. External Dimensions



3. Interface Description

PIN NO.	PIN NAME	DESCRIPTION
1	IM0	The selection of the given interfaces are done by external IM[3:0] Pins and shown as below Note 1.
2	IM3	
3	IM2	
4	IM1	
5	RESET	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.
6	VSYN	Frame synchronizing signal for RGB interface operation. Fix to IOVCC or GND level when not in use.
7	HSYN	Line synchronizing signal for RGB interface operation. Fix to IOVCC or GND level when not in use.
8	DOTCLK	Dot clock signal for RGB interface operation. Fix to IOVCC or GND level when not in use.
9	ENABLE	Data enable signal for RGB interface operation. Fix to IOVCC or GND level when not in use.
10-27	DB17-DB0	18-Bit parallel data bus for MCU system and RGB interface mode. Fix to GND level when not in use.
28	SDO	Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin.
29	SDI	The data is applied on the rising edge of the SCL signal. Fix to IOVCC or GND level when not in use.
30	RD	8080-I/8080-II system(RD):Serves as a read signal and MCU read data at the rising edge. Fix to IOVCC level when not in use.
31	WR	8080-I/8080-II system(WR):Serves as a write signal and writes data at the rising edge. 4-Line system(RS):Serves as command or parameter select. Fix to IOVCC level when not in use.
32	RS	This pin is used to select "data or command" in the parallel interface or 4-wire 8-bit serial data interface. When RS="1", data is selected. When RS="0", command is selected. This pin is used serial interface clock in 3-wire 9-bit/4-wire 8-bit serial data interface. Fix to IOVCC or GND level when not in use.
33	CS	Chip select input pin(" low" enable).
34	VCC	Power supply Voltage for I/O Interface (+1.65V~+2.8V).
35	IOVCC	System Power supply Voltage (+2.5V~+3.3V).
36	GND	System ground.
37	A5	Power supply for LED backlight Anode input.
38	A4	Power supply for LED backlight Anode input.
39	A3	Power supply for LED backlight Anode input.
40	A2	Power supply for LED backlight Anode input.

41	A1	Power supply for LED backlight Anode input.
42	K	Power supply for LED backlight Cathode input.
43	XR	Touch Panel Right Side Wire.
44	XL	Touch Panel Left Side Wire.
45	YU	Touch Panel Up Side Wire.
46	YD	Touch Panel Down Side Wire.

Note 1:

ILI9341 provides four kinds of MCU system interface with 8080- I /8080- II series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

IM3	IM2	IM1	IM0	MCU-Interface Mode	Pins in Use	
					Register/Content	GRAM
0	0	0	0	8080 MCU 8-bit bus Interface _I	D[7:0]	D[7:0],WRX,RDX,CSX,DVXX
0	0	0	1	8080 MCU 16-bit bus Interface _I	D[7:0]	D[15:0],WRX,RDX,CSX,DVXX
0	0	1	0	8080 MCU 8-bit bus Interface _II	D[7:0]	D[8:0],WRX,RDX,CSX,DVXX
0	0	1	1	8080 MCU 16-bit bus Interface _II	D[7:0]	D[17:0],WRX,RDX,CSX,DVXX
0	1	0	1	3-wire 9-bit data serial interface _I	SCL,SDA,CSX	
0	1	1	0	4-wire 8-bit data serial interface _I	SCL,SDA,DVXX,CSX	
1	0	0	0	8080 MCU 16-bit bus Interface _II	D[8:1]	D[17:0],D[8:1],WRX,RDX,CSX,DVXX
1	0	0	1	8080 MCU 8-bit bus Interface _II	D[17:10]	D[17:10],WRX,RDX,CSX,DVXX
1	0	1	0	8080 MCU 16-bit bus Interface _II	D[8:1]	D[17:0],WRX,RDX,CSX,DVXX
1	0	1	1	8080 MCU 8-bit bus Interface _II	D[17:10]	D[17:0],WRX,RDX,CSX,DVXX
1	1	0	1	3-wire 9-bit data serial interface _II	SCL,SDI,SDO,CSX	
1	1	1	0	4-wire 8-bit data serial interface _II	SCL,SDI,DVXX,SDO,CSX	

FORMIKE

4. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9341 is used out of the absolute maximum ratings, ILI9341 may be permanently damaged. To use ILI9341 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9341 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.6
Supply voltage (Logic)	VDDI	V	-0.3 ~ +4.6
Supply voltage (Display)	VCCDE	V	-0.3 ~ +2.0
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	T _{opr}	°C	-40 ~ +85
Storage temperature	T _{sg}	°C	-55 ~ +110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

FORMIKE ELECTRONICS

5. Electrical Characteristics

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power and Operation Voltage							
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	VDDI	V	IC supply voltage	1.85	2.0	3.3	Note2
Digital Operating voltage	VOORE	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	16.0	Note3
Gate Driver Low Voltage	VGL	V	-	-16.0	-	-5.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	15	-	20	Note3
Current consumption during standby mode	I _{st}	μA	VCI=2.8V, T _a =25℃	-	-	100	-
Input and Output							
Logic High Level Input Voltage	V _{IH}	V	-	0.7*VDDI	-	VDDI	Note1,2,3
Logic Low Level Input Voltage	V _{IL}	V	-	VSS	-	0.3*VDDI	Note1,2,3
Logic High Level Output Voltage	V _{OH}	V	I _{OL} ≤1.0mA	0.8*VDDI	-	VDDI	Note1,2,3
Logic Low Level Output Voltage	V _{OL}	V	I _{OL} ≤1.0mA	VSS	-	0.2*VDDI	Note1,2,3
Logic High Level Input Current	I _{IH}	μA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	I _{IL}	μA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	I _{LEA}	μA	V _{IN} ≤VDDI or VSS	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM High Voltage	VCOMH	V	C _{com} =15nF	2.5	-	6.0	Note3
VCOM Low Voltage	VCOML	V	C _{com} =15nF	-2.5	-	0.0	Note3
VCOM Amplitude Voltage	VCOMA	V	VCOMH-VCOML	4.0	-	6.5	Note3
Source Driver							
Source Output Range	V _{scut}	V	-	0.1	-	DDVGH-0.1	Note4
Gamma Reference Voltage	GVDD	V	-	3.0	-	5.0	Note3
Output Deviation Voltage (Source Output channel)	V _{dov}	mV	S _{cutb} =4.2V S _{cutb} =0.8V	-	-	20	Note4
Output Offset Voltage	V _{OFSET}	mV	-	-	-	15	-
						35	Note7
Booster Operation							
1 st Booster (VGH2) Voltage	DDVGH	V	-	4.95 (Note 5)	-	6.8 (Note 6)	Note3
1 st Booster (VGH2) Drop Voltage	VGH2 drop	%	loading=1mA	-	-	5	Note3
Line Range	V _{line}	V	-	0.2	-	DDVGH-0.2	

Note 1: VDDI=1.85 to 3.3V, VCI=2.5 to 3.3V, AGND=VSS=0V, T_a=50 to 70 (to -80 no damage) °C.

Note2: Please supply digital VDDI voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D07:0, D0X, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDI, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are No. Note3.


Note5: VCI=2.6V

Note6: VCI=3.3V

Note7: The Max. Value is between with Note 4 measure point and Gamma setting value

6.Timing Characteristics.

6.1 Reset Timing Characteristics.



Signal	Symbol	Parameter	Min	Max	Unit
RESX	IRW	Reset pulse duration	10		µs
	INT	Reset cancel		5 (note 1,5) 120 (note 1,5,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (INT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:-

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:





Note 5: When Reset applied during Sleep In Mode.

Note 6: When Reset applied during Sleep Out Mode.

Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.


6.2. i80-System Interface Timing Characteristics.

Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- T system)




Signal	Symbol	Parameter	min	max	Unit	Description
DOX	t_{ast}	Address setup time	0	-	ns	
	t_{ah}	Address hold time (Write/Read)	0	-	ns	
CBX	t_{ch}	CBX "H" pulse width	0	-	ns	
	t_{cs}	Chip Select setup time (Write)	15	-	ns	
	t_{cs}	Chip Select setup time (Read ID)	45	-	ns	
	t_{cs}	Chip Select setup time (Read FM)	355	-	ns	
	t_{ch}	Chip Select hold time (Write/Read)	10	-	ns	
	t_{w}	Write cycle	65	-	ns	
WRX	t_{wh}	Write Control pulse H duration	15	-	ns	
	t_{wl}	Write Control pulse L duration	15	-	ns	
	t_{rdm}	Read Cycle (FM)	450	-	ns	
RDY (FM)	t_{rdh}	Read Control H duration (FM)	90	-	ns	
	t_{rdl}	Read Control L duration (FM)	355	-	ns	
	t_{rd}	Read cycle (ID)	100	-	ns	
RDY (ID)	t_{rdh}	Read Control pulse H duration	90	-	ns	
	t_{rdl}	Read Control pulse L duration	45	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	t_{dst}	Write data setup time	10	-	ns	
	t_{dhl}	Write data hold time	10	-	ns	
	t_{rd}	Read access time	-	40	ns	For maximum CL=30pF
	t_{rdm}	Read access time	-	110	ns	For minimum CL=8pF
	t_{rd}	Read output disable time	20	80	ns	

Note: $T_a = -50$ to 70°C , $V_{DDX} = 1.65\text{V}$ to 3.3V , $V_{CC} = 2.5\text{V}$ to 3.3V , $V_{SS} = 0\text{V}$




Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080-II system)



FORMIKE


Signal	Symbol	Parameter	min	max	Unit	Description
D/CX	t_ahs	Address setup time	0	-	ns	
	t_ahh	Address hold time (Write/Read)	0	-	ns	
CSX	t_cshw	CSX H pulse width	0	-	ns	
	t_wcs	Chip Select setup time (Write)	15	-	ns	
	t_wch	Chip Select setup time (Read H)	45	-	ns	
	t_wdth	Chip Select setup time (Read FM)	855	-	ns	
	t_wol	Chip Select Hold time (Write/Read)	10	-	ns	
WRX	t_wd	Write cycle	55	-	ns	
	t_rch	Write Control pulse H duration	15	-	ns	
	t_rcl	Write Control pulse L duration	15	-	ns	
RDX (FM)	t_rdh	Read Cycle (FM)	455	-	ns	
	t_rdh	Read Control H duration (FM)	50	-	ns	
	t_rcl	Read Control L duration (FM)	355	-	ns	
RDX (H)	t_rd	Read cycle (H)	155	-	ns	
	t_rch	Read Control pulse H duration	50	-	ns	
	t_rcl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:0] & D[0:7], D[17:0], D[17:8]	t_wd	Write data setup time	10	-	ns	For maximum CL=20pF For minimum CL=0pF
	t_wdh	Write data hold time	10	-	ns	
	t_wa	Write access time	-	45	ns	
	t_rda	Read access time	-	345	ns	
	t_wol	Read output disable time	20	80	ns	

Note: T_a = -30 to 70 °C, VDD=1.65V to 3.0V, VDL=2.5V to 3.0V, VSS=0V.




6.3. SPI Interface Timing Characteristics.

Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	t _{cyw}	Serial Clock Cycle (Write)	100	-	ns	
	t _{shw}	SCL "H" Pulse Width (Write)	40	-	ns	
	t _{slw}	SCL "L" Pulse Width (Write)	40	-	ns	
	t _{cyr}	Serial Clock Cycle (Read)	100	-	ns	
	t _{shr}	SCL "H" Pulse Width (Read)	60	-	ns	
	t _{slr}	SCL "L" Pulse Width (Read)	60	-	ns	
SDA (SCL Output)	t _{sdw}	Data Setup Time (Write)	30	-	ns	
	t _{sdh}	Data Hold Time (Write)	30	-	ns	
SDA (SCL Output)	t _{ssd}	Access time (Read)	10	-	ns	
	t _{oh}	Output disabled time (Read)	10	60	ns	
CSX	t _{csd}	SCL-CSX	30	-	ns	
	t _{ch}	CSX "H" Pulse Width	40	-	ns	
	t _{csr}	CSX-SCL Time	60	-	ns	
	t _{sch}		60	-	ns	

Note: Ta = 25 °C, VDD=1.65V to 3.3V, VCC=2.0V to 3.0V, AGND=VSS=0V




Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t _{cox}	Chip select time (Write)	40	-	ns	
	t _{csh}	Chip select hold time (Read)	40	-	ns	
SCL	t _w	Serial clock cycle (Write)	100	-	ns	
	t _{wh}	SCL "H" pulse width (Write)	40	-	ns	
	t _{wl}	SCL "L" pulse width (Write)	40	-	ns	
	t _{rw}	Serial clock cycle (Read)	150	-	ns	
	t _{rwh}	SCL "H" pulse width (Read)	60	-	ns	
	t _{rl}	SCL "L" pulse width (Read)	60	-	ns	
D/CX	t _{cs}	D/CX setup time	10	-	-	
	t _{ch}	D/CX hold time (Write / Read)	10	-	-	
SDA / SDO (Input)	t _{ds}	Data setup time (Write)	30	-	ns	
	t _{dh}	Data hold time (Write)	80	-	ns	
SDA / SDO (Output)	t _{acc}	Access time (Read)	10	-	ns	For maximum CL = 10pF
	t _{od}	Output disable time (Read)	10	50	ns	For minimum CL = 10pF

Note: T_a = 25 °C, VDDX = 1.8V to 3.2V, VDD = 2.5V to 3.3V, AGND = VSS = 0V




FORMIKE

6.4. RGB Interface Timing Characteristics.




Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC / HSYNC	t_{su}	VSYNC/HSYNC setup time	15	-	ns	16-bit bus RGB interface mode
	t_{hd}	VSYNC/HSYNC hold time	15	-	ns	
DE	t_{su}	DE setup time	15	-	ns	
	t_{hd}	DE hold time	15	-	ns	
D[17:0]	t_{su}	Data setup time	15	-	ns	
	t_{hd}	Data hold time	15	-	ns	
DOTCLK	PW_{DH}	DOTCLK high-level period	15	-	ns	16-bit bus RGB interface mode
	PW_{DL}	DOTCLK low-level period	15	-	ns	
	t_{cycle}	DOTCLK cycle time	100	-	ns	
	t_{su}, t_{hd}	DOTCLK/HSYNC/VSYNC setup/hold time	-	15	ns	
VSYNC / HSYNC	t_{su}	VSYNC/HSYNC setup time	15	-	ns	8-bit bus RGB interface mode
	t_{hd}	VSYNC/HSYNC hold time	15	-	ns	
DE	t_{su}	DE setup time	15	-	ns	
	t_{hd}	DE hold time	15	-	ns	
D[17:0]	t_{su}	Data setup time	15	-	ns	
	t_{hd}	Data hold time	15	-	ns	
DOTCLK	PW_{DH}	DOTCLK high-level pulse period	15	-	ns	8-bit bus RGB interface mode
	PW_{DL}	DOTCLK low-level pulse period	15	-	ns	
	t_{cycle}	DOTCLK cycle time	100	-	ns	
	t_{su}, t_{hd}	DOTCLK/HSYNC/VSYNC setup/hold time	-	15	ns	

Note: $T_a = -30$ to 70°C , $V_{DD} = 1.65\text{V}$ to 3.3V , $V_{OL} = 0.5\text{V}$ at 3.3V , $A_{GND} = V_{SS} = 0\text{V}$



7. Backlight Characteristics.

(CIRCUIT DIAGRAM)



$I_f = 75 \text{ mA (typ)}$

$V_f = 3.2 \text{ V (typ)}$

Item	Symbol	MIN	TYP	MAX	UNIT	Test Condition	Note
Supply Voltage	V_f	3.0	3.2	3.4	V	$I_f=75 \text{ mA}$	-
Supply Current	I_f	-	75	-	mA	-	-
Reverse Voltage	V_r	-	-	5	V	10uA	-
Power dissipation	P_d	-	240	-	mW	-	-
Luminous Intensity for LCM		230	260	390	Cd/m ²	$I_f=75 \text{ mA}$	-
Uniformity for LCM	-	80	-	-	%	$I_f=75 \text{ mA}$	-
Life Time	-	20000	-	-	Hr	$I_f=75 \text{ mA}$	-
Backlight Color	X	0.27	0.29	0.31	-	$I_f=75 \text{ mA}$	-
	Y	0.27	0.29	0.31	-	$I_f=75 \text{ mA}$	-

8.Optical Characteristics

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Transmittance (without Polarizer)		T(%)	—	—	18.0	—	—	
Contrast Ratio		CR	$\Theta=0$	400	500	—	—	(1)(2)
Response time	Rising	T _R	Normal viewing angle	—	4	8	msec	(1)(3)
	Falling	T _F	—	—	12	24		
			—					
Color gamut		S(%)			60		%	
Color chromaticity (CIE1931)	White	W _x		0.283	0.303	0.323		(1)(4) CF glass (C-light)
		W _y		0.305	0.325	0.345		
	Red	R _x		0.606	0.626	0.646		
		R _y		0.314	0.334	0.354		
	Green	G _x		0.257	0.277	0.297		
		G _y		0.529	0.549	0.569		
	Blue	B _x		0.122	0.142	0.162		
		B _y		0.102	0.122	0.142		
Viewing angle	Hor.	Θ_L	CR>10	35	70	—		
		Θ_R		35	70	—		
	Ver.	Θ_U		35	70	—		
		Θ_D		10	55	—		
Optima View Direction		12 O'clock						(5)


4.2 Measuring Condition

- Measuring surrounding : dark room
- Ambient temperature : 25±2°C
- 15min. warm-up time.

4.3 Measuring Equipment

- FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.


Note (1) Definition of Viewing Angle :




Note (2) Definition of Contrast Ratio(CR) :
measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3) Definition of Response Time : Sum of T_{R} and T_I



Note (4) Definition of optical measurement setup



9. RELIABILITY

No.	Test Item	Test Condition	Remark
1	High Temperature Storage	+80℃± 2℃, 96 hrs	Note
2	Low Temperature Storage	-30℃± 2℃, 96 hrs	Note
3	High Temperature Operation	+70℃± 2℃, 96 hrs	Note
4	Low Temperature Operation	+20℃± 2℃, 96 hrs	Note
5	High Temperature & High Humidity Storage Test	+50℃± 5℃, 90%R.H, 96 hours	Note
6	Temperature Cycle (non operation)	-30℃ ← +25℃ → +80℃ (30mins ← 5mins → 30mins) 10 Cycles	Note
7	Electronic Static Discharge	Air Discharge: 2KV to with 5 times	Discharge for each polarity Mode of Operation: Single Discharge, successive discharge at least 1 sec
		Ambiance: 15℃~35℃, 30%~60%R.H Resistance(Rd): 330Ω ±10% Capacitance(Cs + Cd): 150pF±10%	
8	Vibration (Packaged)	Frequency range: 10Hz ~ 55 Hz Amplitude: 1.5mm Direction of X.Y. Z for 3 Hrs in total	
9	Drop Test (Packaged)	Height: 80cm, Time: 1 1 corner, 3 edged, 6 surfaces	

Note : Recovery time should be 2~4 hours at room temperature (20±8℃) and humidity (below 60% R.H). No abnormalities in functions and appearance